

CLAIMS

What is claimed is:

- 1 1. A method, comprising:
2 receiving a plurality of bytes in a first buffer having a size with a
3 number of the plurality of bytes containing data;
4 determining a state of the plurality of bytes by a controller at least
5 one clock cycle before a rotation of the plurality of bytes; and
6 predicting a rotation amount for the rotation of the plurality of
7 bytes in a rotator based on the state.
- 1 2. The method of claim 1, wherein the rotation amount is predicted to
2 be the size minus the number when the controller determines that a
3 buffer, coupled to receive the plurality of bytes from the rotator, is empty.
- 1 3. The method of claim 1, wherein the rotation amount is predicted to
2 be the size minus the number when the controller determines that a
3 buffer, coupled to output the plurality of bytes to the rotator, contains a
4 start of packet signal.
- 1 4. The method of claim 1, wherein the rotation amount is predicted to
2 be the size minus the number when the first buffer contains a start of
3 packet signal, the buffer coupled to output the number of bytes to the
4 rotator.
- 1 5. The method of claim 1, wherein the first buffer is coupled to output
2 the plurality of bytes to the rotator and a second buffer is coupled to

1 10. The apparatus of claim 9, wherein the means for rotating
2 comprises:
3 a rotation circuit coupled to receive an input and generate an
4 output; and
5 a multiplexer coupled to receive the input and the output of the
6 rotation circuit, the multiplexer to select between the input and the output
7 based on a rotate amount control signal.

1 11. A method, comprising:
2 predicting a first number of bytes residing in a first buffer in a
3 succeeding clock cycle; and
4 performing a calculation of a rotation amount of a second number
5 of bytes received from a second buffer based on the prediction, the
6 calculation performed in a current clock cycle.

1 12. The method of claim 11, wherein the first number is predicted to be
2 zero.

1 13. The method of claim 12, wherein the first buffer is empty.

1 14. The method of claim 12, wherein the second buffer contains a start
2 of packet signal.

1 15. The method of claim 12, wherein all of the second number of bytes
2 are written to the first buffer.

1 16. The method of claim 11, wherein the first and second buffers have a
2 size and wherein the first number is predicted to be the size minus the

number of bytes in the second buffer when the second buffer contains a start of packet signal.

17. The method of claim 11, wherein the first number is predicted to be twice the size minus a total number of bytes in the first and second buffers when the total number of bytes in the first buffer and second buffers exceeds the size.

18. The method of claim 16, wherein the size is 16.

19. A data aligner, comprising:
a first buffer coupled to receive a clock signal have a plurality of clock cycles;
a controller; and
a rotator coupled to the controller and the first buffer, the rotator comprising:
a first rotation circuit coupled to receive an input and generate a first output; and
a first multiplexer coupled to receive the input and the first output of the rotation circuit, the first multiplexer to select between the input and the first output based on a first rotate amount control signal receive from the controller, the first rotate amount control signal determined by predicting a number of bytes residing in the first buffer in a succeeding clock cycle.

1 20. The data aligner of claim 19, wherein the first buffer comprises a
2 control section coupled to receive a buffer control signal from the
3 controller.

1 21. The data aligner of claim 19, further comprising a second buffer
2 coupled to the rotator, wherein the input is received from the second
3 buffer.

1 22. The data aligner of claim 19, wherein the rotator further comprises:
2 a second rotation circuit coupled to receive an output of the first
3 multiplexer and generate a second output; and
4 a second multiplexer coupled to receive the second output of the
5 second rotation circuit and the output of the first multiplexer, the second
6 multiplexer to select between the second output and the output of the first
7 multiplexer based on a second rotate amount control signal receive from
8 the controller, the second rotate amount control signal determined by
9 predicting the number of bytes residing in the first buffer in the
10 succeeding clock cycle.